Share Email Print
cover

Proceedings Paper

Queueing model for an ATM multiplexer with unequal input/output link capacities
Author(s): Y. H. Long; T. K. Ho; A. B. Rad; S. P. S. Lam
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

We present a queuing model for an ATM multiplexer with unequal input/output link capacities in this paper. This model can be used to analyze the buffer behaviors of an ATM multiplexer which multiplexes low speed input links into a high speed output link. For this queuing mode, we assume that the input and output slot times are not equal, this is quite different from most analysis of discrete-time queues for ATM multiplexer/switch. In the queuing analysis, we adopt a correlated arrival process represented by the Discrete-time Batch Markovian Arrival Process. The analysis is based upon M/G/1 type queue technique which enables easy numerical computation. Queue length distributions observed at different epochs and queue length distribution seen by an arbitrary arrival cell when it enters the buffer are given.

Paper Details

Date Published: 7 October 1998
PDF: 10 pages
Proc. SPIE 3530, Performance and Control of Network Systems II, (7 October 1998); doi: 10.1117/12.325889
Show Author Affiliations
Y. H. Long, Hong Kong Polytechnic Univ. (Hong Kong)
T. K. Ho, Hong Kong Polytechnic Univ. (Hong Kong)
A. B. Rad, Hong Kong Polytechnic Univ. (Hong Kong)
S. P. S. Lam, National Semiconductor Hong Kong Ltd. (Hong Kong)


Published in SPIE Proceedings Vol. 3530:
Performance and Control of Network Systems II
Wai Sum Lai; Robert B. Cooper, Editor(s)

© SPIE. Terms of Use
Back to Top