Share Email Print
cover

Proceedings Paper

Effect of different barrier materials on antifuse performance
Author(s): Ting Cheong Ang; Man Siu Tse; Lap Hung Chan; John L. Sudijono
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

An antifuse is a programmable interconnect element used in field programmable gate arrays (FPGAs). It is made up of an insulating layer sandwiched by 2 electrodes. The device is normally off and have a high resistance when unprogrammed. However, with the application of a programming voltage or current pulse, the antifuse turns into a 'fuse' of low resistance due to the breakdown of the insulator, accompanied by the formation of a conductive path or filament through the insulating layer. Metal to metal antifuse are favored for high sped and high density FPGAs because they offer low on-resistance, small device area and high reliability. In FPGAs incorporating antifuses, there are typically thousands of antifuses and their leakage currents are quite substantial, thereby leading to considerable power consumption. Leakage current, Ileakage reduction can be achieved through the discerning choice of electrodes, antifuse stack material, stack composition, thickness and film deposition process conditions amongst others. In this paper, the electrical characteristics of the amorphous silicon-based antifuse with different types of barrier layers are presented. We show that the inclusion of an in-situ top barrier layer in the a- Si:H based antifuse leads to a significant reduction in the leakage current with no appreciable increase in the programming voltage.

Paper Details

Date Published: 28 August 1998
PDF: 7 pages
Proc. SPIE 3510, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV, (28 August 1998); doi: 10.1117/12.324390
Show Author Affiliations
Ting Cheong Ang, Nanyang Technological Univ. (Singapore)
Man Siu Tse, Nanyang Technological Univ. (Singapore)
Lap Hung Chan, Chartered Semiconductor Manufacturing, Ltd. (Singapore)
John L. Sudijono, Chartered Semiconductor Manufacturing, Ltd. (Singapore)


Published in SPIE Proceedings Vol. 3510:
Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV
Sharad Prasad; Hans-Dieter Hartmann; Tohru Tsujide, Editor(s)

© SPIE. Terms of Use
Back to Top