Share Email Print

Proceedings Paper

Yield-modeling accuracy requirements for 300-mm processing
Author(s): Daren L. Dance; Christopher W. Long
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Semiconductor yield models and the targets based on these models often differ from actual yield performance. The purpose of this study is to investigate yield modeling accuracy risks and requirements for 180, 150, and 130 nm technologies. Using a 300 nm CMOS process with 4 layers of copper and conventional SiO2 dielectric, this analysis focuses on several significant risk costs including building cost, equipment cost, floor space cost, operating cost, scrap cost, and unused capacity cost. Our analysis resulted in several observations about yield modeling error.

Paper Details

Date Published: 28 August 1998
PDF: 9 pages
Proc. SPIE 3510, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV, (28 August 1998); doi: 10.1117/12.324382
Show Author Affiliations
Daren L. Dance, Wright Williams & Kelly (United States)
Christopher W. Long, SEMATECH (United States)

Published in SPIE Proceedings Vol. 3510:
Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV
Sharad Prasad; Hans-Dieter Hartmann; Tohru Tsujide, Editor(s)

© SPIE. Terms of Use
Back to Top