Share Email Print
cover

Proceedings Paper

Parasitic resistance analysis for deep submicron CMOS with inverse modeling
Author(s): Manabu Deura; Seiichiro Yamaguchi; Toshihiro Sugii
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Reducing parasitic series resistance is an important issue for producing deep-submicron high-speed CMOS. Some valuable methods for determining parasitic resistance have been developed. However the extracted parasitic resistance for the pMOS (1000 (Omega) (mu) m) is much larger than rough estimation base of extension sheet resistance, silicide-bulk contact resistance and silicide sheet resistance would indicate. This paper described the inverse modeling technique to determine the active doping profile from measured CV and IV characteristics. We found that contribution of extension profile to the parasitic resistance was about 80% and the rest was caused by silicide-bulk contact resistance. The reason is that only 5% of implanted boron was activated. For more complete activation, a higher RTA temperature is effective. RTA at a temperature of 1050 degrees Celsius for 5 seconds confirmed by spreading resistance measurements that the activation ratio was three times larger than that at a temperature of 1000 degrees Celsius for 10 seconds. Consequently a parasitic resistance reduction of 100 (Omega) can be expected by using the higher temperature process.

Paper Details

Date Published: 4 September 1998
PDF: 9 pages
Proc. SPIE 3506, Microelectronic Device Technology II, (4 September 1998); doi: 10.1117/12.323983
Show Author Affiliations
Manabu Deura, Fujitsu Labs. Ltd. (Japan)
Seiichiro Yamaguchi, Fujitsu Ltd. (Japan)
Toshihiro Sugii, Fujitsu Labs. Ltd. (Japan)


Published in SPIE Proceedings Vol. 3506:
Microelectronic Device Technology II
David Burnett; Dirk Wristers; Toshiaki Tsuchiya, Editor(s)

© SPIE. Terms of Use
Back to Top