Share Email Print
cover

Proceedings Paper

Programmable personality interface for the dynamic infrared scene generator (IRSG2)
Author(s): James A. Buford; Scott B. Mobley; Anthony J. Mayhall; William J. Braselton
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

As scene generator platforms begin to rely specifically on commercial off-the-shelf (COTS) hardware and software components, the need for high speed programmable personality interfaces (PPIs) are required for interfacing to Infrared (IR) flight computer/processors and complex IR projectors in the hardware-in-the-loop (HWIL) simulation facilities. Recent technological advances and innovative applications of established technologies are beginning to allow development of cost effective PPIs to interface to COTS scene generators. At the U.S. Army Aviation and Missile Command (AMCOM) Missile Research, Development, and Engineering Center (MRDEC) researchers have developed such a PPI to reside between the AMCOM MRDEC IR Scene Generator (IRSG) and either a missile flight computer or the dynamic Laser Diode Array Projector (LDAP). AMCOM MRDEC has developed several PPIs for the first and second generation IRSGs (IRSG1 and IRSG2), which are based on Silicon Graphics Incorporated (SGI) Onyx and Onyx2 computers with Reality Engine 2 (RE2) and Infinite Reality (IR/IR2) graphics engines. This paper provides an overview of PPIs designed, integrated, tested, and verified at AMCOM MRDEC, specifically the IRSG2's PPI.

Paper Details

Date Published: 13 July 1998
PDF: 7 pages
Proc. SPIE 3368, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing III, (13 July 1998); doi: 10.1117/12.316384
Show Author Affiliations
James A. Buford, U.S. Army Aviation and Missile Command (United States)
Scott B. Mobley, U.S. Army Aviation and Missile Command (United States)
Anthony J. Mayhall, Boeing Phantom Works (United States)
William J. Braselton, Boeing Phantom Works (United States)


Published in SPIE Proceedings Vol. 3368:
Technologies for Synthetic Environments: Hardware-in-the-Loop Testing III
Robert Lee Murrer, Editor(s)

© SPIE. Terms of Use
Back to Top