Share Email Print
cover

Proceedings Paper

Resist deposition without spinning by using novel inkjet technology and direct lithography for MEMS
Author(s): Gokhan Percin; Tom Hyongsok Soh; Butrus T. Khuri-Yakub
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This article presents a technique for resist deposition using a novel fluid ejection method. An ejector has been developed to deposit photoresist on silicon wafers without spinning. Drop-on-demand coating of the wafer reduces waste and the cost of coating wafers. The novel piezoelectric fluid ejector is based on a variation of the design of a flextensional transducer that excites axisymmetric resonant modes in a clamped circular membrane. The ejector is made by bonding a thin piezoelectric ring to a thin, fully supported, circular membrane. The ejector design is optimized for maximum flexure at the lowest order resonant frequency using finite element modeling. The resist is placed behind one face of the membrane which has a small orifice (50 - 150 micrometers diameter) in its center. By applying an ac signal across the piezoelectric element, continuous or drop-on-demand ejection of the resist is achieved. Shipley 1400-21, 1400-27, 1805, and 1813 resists were used to coat sample 3' wafers. Later, these wafers were exposed and developed. The deposited resist films was 3.5 micrometers thick and had a surface roughness of about 0.2 micrometers . The ultimate goal is to deposit resist films with a thickness of the order of 0.5 micrometers , and a surface roughness of the order of 30 Ao. Such goals can be attained by using micromachined multiple ejectors presently under development, or with better control over the deposition environment. In the micromachined configuration, thousands of ejectors will be made into a silicon die and thus allow for full coating of a wafer in a few seconds. Coating in a clean environment will allow the lithography of circuits for microelectronic applications.

Paper Details

Date Published: 29 June 1998
PDF: 8 pages
Proc. SPIE 3333, Advances in Resist Technology and Processing XV, (29 June 1998); doi: 10.1117/12.312434
Show Author Affiliations
Gokhan Percin, Stanford Univ. (United States)
Tom Hyongsok Soh, Stanford Univ. (United States)
Butrus T. Khuri-Yakub, Stanford Univ. (United States)


Published in SPIE Proceedings Vol. 3333:
Advances in Resist Technology and Processing XV
Will Conley, Editor(s)

© SPIE. Terms of Use
Back to Top