Share Email Print
cover

Proceedings Paper

Feasibility of a CVD-resist-based lithography process at 193-nm wavelength
Author(s): Carol Y. Lee; Siddhartha Das; John W. Yang; Timothy W. Weidman; Dian Sugiarto; Michael P. Nault; David Mui; Zoe A. Osborne
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Thin layer imaging can extend the optical lithography limit down to sub-0.18 micrometers CD with 193 nm wavelength tools. Thin layer imaging can be implemented in a bi-layer approach, in which a patterned thin layer is transferred into an underlying organic planarizing layer. It can also be implemented in a single-layer hardmask process, in which a photodefineable oxide precursor is used to directly pattern a device layer. In the first portion of our study, a plasma polymerized methyl silane (PPMS) bi-layer baseline process has been characterized for photospeed, resolution, and line edge roughness (LER). 1500 angstroms thick organosilane films were patterned by a photo-oxidation process using a 193 nm stepper (NA equals 0.6). The process exhibits photospeeds that are easily tuned from 40 to 100 mJ/cm2 in a well-controlled manner by adjusting the PPMS CVD deposition parameters. The process has demonstrated a resolution of 0.13 micrometers . We show that the total dry-develop process time is critical in determining the lithographic process latitude, photospeed, resolution and LER characteristics. The CVD resist process is most attractive if the thin layer can be directly converted into a thin oxide hard mask, useful for transferring the pattern directly into an underlying device layer. We demonstrate a CVD photoresist process in which patterned PPMS is converted into a silicon dioxide hardmask, and then transferred into underlying amorphous-Si layers with high sensitivity. Using this technique, we have successfully demonstrated 0.15 micrometers resolution amorphous-Si lines.

Paper Details

Date Published: 29 June 1998
PDF: 9 pages
Proc. SPIE 3333, Advances in Resist Technology and Processing XV, (29 June 1998); doi: 10.1117/12.312392
Show Author Affiliations
Carol Y. Lee, Intel Corp. (United States)
Siddhartha Das, Intel Corp. (United States)
John W. Yang, Intel Corp. (United States)
Timothy W. Weidman, Applied Materials (United States)
Dian Sugiarto, Applied Materials (United States)
Michael P. Nault, Applied Materials (United States)
David Mui, Applied Materials (United States)
Zoe A. Osborne, Applied Materials (United States)


Published in SPIE Proceedings Vol. 3333:
Advances in Resist Technology and Processing XV
Will Conley, Editor(s)

© SPIE. Terms of Use
Back to Top