Share Email Print

Proceedings Paper

Error estimation for lattice methods of stage self-calibration
Author(s): Michael R. Raugh
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

For more than a dozen years now, stage self-calibration methods have been proposed for ameliorating overlay alignment problems. The idea is that a stage, calibrated to an accurate Cartesian standard, can reduce butting errors and, in mix-and-match, eliminate the need to force all line-of-duty lithography tools to conform to an identically distorted standard, with all of the re-adjustments and bookkeeping that entails. For all of their promise, there are important issues that must be resolved before self-calibration strategies can be trusted. The major problem is the determination of rigorously established error bounds - self-calibration procedures can be useful only if they assuredly improve the accuracy of the machines they are used to calibrate. However, in a previous paper the author has shown that a basic operation in so-called lattice methods of self-calibration procedures, namely rotation of a symmetric artifact, leads to an unstable set of equations, raising the question whether such procedures can possibly yield improved accuracy. This paper addresses that problem explicitly and thereby demonstrates a method for deriving the needed error bounds. The example used is a rotationally symmetric (regular) polygon. For the purpose of exposition, qualitative algebraic, not numeric, results are emphasized, but the method can be applied to produce the necessary numbers for general calibration lattices. The method can be applied to error estimation for practical stage self-calibration.

Paper Details

Date Published: 7 July 1997
PDF: 12 pages
Proc. SPIE 3050, Metrology, Inspection, and Process Control for Microlithography XI, (7 July 1997); doi: 10.1117/12.275956
Show Author Affiliations
Michael R. Raugh, Interconnect Technologies Corp. (United States)

Published in SPIE Proceedings Vol. 3050:
Metrology, Inspection, and Process Control for Microlithography XI
Susan K. Jones, Editor(s)

© SPIE. Terms of Use
Back to Top