Share Email Print
cover

Proceedings Paper

Practical implementation of top-surface imaging process by silylation to sub-0.20-μm lithography
Author(s): Byung-Jun Park; Ki-Ho Baik; Hyoung-Gi Kim; Jin-Woong Kim; Cheol-Kyu Bok; Johan Vertommen; Rik Rosenlund
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Top-surface imaging process by silylation (TIPS) has been suggested as an attractive solution to cope not only with limitation of resolution and process latitudes but also with line width variations due to reflections over steps. However this technique has not received a wide acceptance as a production worthy process until now, because of the stringent requirements on suitable silylation and dry development equipment that have good uniformity and good reproducibility. In a parametric study of TIPS dry development steps, we found the most important factors in the first step and the second step respectively. The optimized process demonstrated good etch rate uniformity and excellent 0.17 micrometer dense and isolated pattern of gate and islands pattern of capacitor in 1 G bit DRAM device. Their profiles were vertical and uniform within a wafer, while the proximity effect between dense and isolated pattern of gate remained 0.01 micrometer. In islands pattern, wider process margins of both local depth of focus (LDOF) and exposure latitude (EL) could be obtained and excellent 3(sigma) value of critical dimension (CD) uniformity within a wafer confirmed better applicability to 1 G bit DRAM and beyond. When silylated resist patten was transferred into substrate layer CD bias and uniformity could be controlled less than 0.02 micrometer. There were also no residues after both photoresist strip and induced polymer removal step. From these studies. TIPS process using cluster tool of silylation system made by LRC and TCPTM9400TMSE etcher for dry development was demonstrated a production worth process for the sub-0.20 micrometer lithography in terms of obtaining finer pattern without pattern problems and a reliable process for 1 G bit DRAM and beyond.

Paper Details

Date Published: 7 July 1997
PDF: 10 pages
Proc. SPIE 3049, Advances in Resist Technology and Processing XIV, (7 July 1997); doi: 10.1117/12.275843
Show Author Affiliations
Byung-Jun Park, Hyundai Electronics Industries Co., Ltd. (South Korea)
Ki-Ho Baik, Hyundai Electronics Industries Co., Ltd. (South Korea)
Hyoung-Gi Kim, Hyundai Electronics Industries Co., Ltd. (South Korea)
Jin-Woong Kim, Hyundai Electronics Industries Co., Ltd. (South Korea)
Cheol-Kyu Bok, Hyundai Electronics Industries Co., Ltd. (South Korea)
Johan Vertommen, Lam Research Corp. (United States)
Rik Rosenlund, Lam Research Corp. (United States)


Published in SPIE Proceedings Vol. 3049:
Advances in Resist Technology and Processing XIV
Regine G. Tarascon-Auriol, Editor(s)

© SPIE. Terms of Use
Back to Top