Share Email Print
cover

Proceedings Paper

CMOS analog integrated circuit for detector readout at a 50-MHz pixel rate
Author(s): John A. McNeill; Jennifer Stander; Chris A. Raanes
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper describes a high speed, low noise analog integrated circuit which has been designed to interface with charge-coupled device (CCD) arrays in high speed CCD camera systems. This IC performs the analog signal processing functions required between the CCD output and analog-to- digital converter input. Channel gain can be adjusted from 2.7 to 12 in 16 steps as specified by a 4 bit digital word. The chip operates from power supply voltages of +/- 5 V, dissipates 380 mW/channel, and has an input referred noise of 260 (mu) V rms.

Paper Details

Date Published: 28 May 1997
PDF: 10 pages
Proc. SPIE 2869, 22nd International Congress on High-Speed Photography and Photonics, (28 May 1997); doi: 10.1117/12.273430
Show Author Affiliations
John A. McNeill, Worcester Polytechnic Institute (United States)
Jennifer Stander, Worcester Polytechnic Institute (United States)
Chris A. Raanes, EG&G Reticon (United States)


Published in SPIE Proceedings Vol. 2869:
22nd International Congress on High-Speed Photography and Photonics
Dennis L. Paisley; ALan M. Frank, Editor(s)

© SPIE. Terms of Use
Back to Top