Share Email Print

Proceedings Paper

VLSI layout synthesis
Author(s): Gerhard Zimmermann
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

An attempt is made to show the current state of the art in VLSI layout synthesis. This is a very difficult task, because the area is moving very fast. There are also many different design methodologies and styles. We see currently no way to decide which method is the best for what application. An ''ideal'' method is proposed first that covers most of the design tasks and a number of solutions are explained very briefly to provide at least some understanding of the underlying ideas. Also a brief description of the important topic ''framework'' is given. Most of the referenced articles are chosen from 1989 and 1990 conferences.

Paper Details

Date Published: 1 November 1990
PDF: 16 pages
Proc. SPIE 1405, 5th Congress of the Brazilian Society of Microelectronics, (1 November 1990); doi: 10.1117/12.26303
Show Author Affiliations
Gerhard Zimmermann, Univ. Kaiserslautern (Germany)

Published in SPIE Proceedings Vol. 1405:
5th Congress of the Brazilian Society of Microelectronics
Vitor Baranauskas, Editor(s)

© SPIE. Terms of Use
Back to Top