Share Email Print
cover

Proceedings Paper

Efficiency analysis of mask fabrication with 1-Gb-DRAM storage node layer
Author(s): Oscar Han; Byeong-Chan Kim; Hong-Bae Park; In-Seok Lee
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Edge rounding effect and line pattern length shrink (pattern edge pull-back) are serious phenomena in nanometer optical lithography. Serif and opaque dummy patterns are typically used for optical proximity effect correction in R&D stages. In mass-production of next generation DRAM, the mask yield should be decreased by using these associated patterns. It comes mainly from small pattern defects which violate the design rule. Unfortunately it is difficult to detect these defects with a recently developed inspection system. Also mask fabrication induced defects are linked to the resolving power of inspection systems. In this work, we present efficiency analysis of mask fabrication process for storage node layer of a 1 Gb DRAM developed by using several types of optical proximity effect correction methods which are used to reduce corner rounding effect and edge pull-back for enhancing storage area.

Paper Details

Date Published: 27 December 1996
PDF: 6 pages
Proc. SPIE 2884, 16th Annual BACUS Symposium on Photomask Technology and Management, (27 December 1996); doi: 10.1117/12.262827
Show Author Affiliations
Oscar Han, LG Semicon Co., Ltd. (South Korea)
Byeong-Chan Kim, LG Semicon Co., Ltd. (South Korea)
Hong-Bae Park, LG Semicon Co., Ltd. (South Korea)
In-Seok Lee, LG Semicon Co., Ltd. (South Korea)


Published in SPIE Proceedings Vol. 2884:
16th Annual BACUS Symposium on Photomask Technology and Management
Gilbert V. Shelden; James A. Reynolds, Editor(s)

© SPIE. Terms of Use
Back to Top