Share Email Print

Proceedings Paper

VLSI systems for image compression: a power-consumption/image-resolution trade-off approach
Author(s): Javier Bracamonte; Michael Ansorge; Fausto Pellandini
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Low power consumption is a requirement for any battery powered portable equipment. When designing ASICs for image and video compression, emphasis has been placed mainly on building circuits that are fast enough to satisfy the high data throughput associated with image and video processing. The imminent development of portable systems featuring full multimedia applications, adds the low-power constraint to the design of VLSI circuits for this kind of application. Several techniques such as lowering the supply voltage, architectural parallelization, pipelining etc., have been proposed in the literature to achieve low-power consumption. In this paper we report a VLSI circuit featuring a power management user-controllable technique that trades image quality for power consumption in a transform-based algorithm.

Paper Details

Date Published: 16 September 1996
PDF: 6 pages
Proc. SPIE 2952, Digital Compression Technologies and Systems for Video Communications, (16 September 1996); doi: 10.1117/12.251315
Show Author Affiliations
Javier Bracamonte, Univ. of Neuchatel (Switzerland)
Michael Ansorge, Univ. of Neuchatel (Switzerland)
Fausto Pellandini, Univ. of Neuchatel (Switzerland)

Published in SPIE Proceedings Vol. 2952:
Digital Compression Technologies and Systems for Video Communications
Naohisa Ohta, Editor(s)

© SPIE. Terms of Use
Back to Top