Share Email Print
cover

Proceedings Paper

Lg=0.25-um CMOS devices with N+-polycide gate for 3.3-V application
Author(s): Jeong Yeol Choi; Zhijian Ma
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A single N+ polycide gate CMOS process in 0.25 micrometers gate-length regime for 3.3 V application is presented with emphasis on process control, reliability and manufacturability. Key process steps include super-steep retrograde twin N/P wells, 70 angstroms gate oxide, shallow LDD implants, 1000 angstroms spacer, and 800 degree(s)C/60 minute furnace annealing. Process parameters such as implant energy and oxide thickness were chosen for good control and manufacturability. Devices show excellent I-V characteristics, subthreshold slopes and good suppression of short-channel effects such as punch-through, VT roll-off, DIBL and high-field effects for 3.3 V applications. The devices are optimized with a trade-off between performance and reliability by adjusting physical dimension and doping concentration in the LDD region. A gate delay of 27 ps/stage at 3.3 V has been realized for 0.25 micrometers N+-polycide gate CMOS technology.

Paper Details

Date Published: 13 September 1996
PDF: 5 pages
Proc. SPIE 2875, Microelectronic Device and Multilevel Interconnection Technology II, (13 September 1996); doi: 10.1117/12.250861
Show Author Affiliations
Jeong Yeol Choi, Integrated Device Technology (United States)
Zhijian Ma, Integrated Device Technology (United States)


Published in SPIE Proceedings Vol. 2875:
Microelectronic Device and Multilevel Interconnection Technology II
Ih-Chin Chen; Nobuo Sasaki; Divyesh N. Patel; Girish A. Dixit, Editor(s)

© SPIE. Terms of Use
Back to Top