Share Email Print
cover

Proceedings Paper

Built-in self-test for high-speed integrated circuits
Author(s): Udo Jorczyk; Wilfried Daehn
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The paper deals with testability analysis of differential ECL. The logic behavior and the drop in performance concerning a very detailed list of possible bipolar defects are examined. It is shown that at speed testing facilitates a rather high fault coverage of about 98% and that it is strictly necessary to test high speed integrated circuits at speed using BIST because automatic test equipment is only available up to clock frequencies of 660 MHz. The paper also deals with the design of high speed integrated circuits for test applications using differential ECL (emitter coupled logic). High operating speed can only be achieved if suitable circuit concepts (full custom designs) are chosen and the circuits themselves are carefully optimized. Circuits have been designed considering a low power consumption and a small overhead as they are used for testpattern generation (TPG) and signature analysis (SA) within a built-in self-test (BIST)-architecture. TPG and SA at datarates of several Gbit/s using LFSRs (linear feedback shift registers) are investigated.

Paper Details

Date Published: 12 September 1996
PDF: 11 pages
Proc. SPIE 2874, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis II, (12 September 1996); doi: 10.1117/12.250824
Show Author Affiliations
Udo Jorczyk, SICAN GmbH (Germany)
Wilfried Daehn, SICAN GmbH (Germany)


Published in SPIE Proceedings Vol. 2874:
Microelectronic Manufacturing Yield, Reliability, and Failure Analysis II
Ali Keshavarzi; Sharad Prasad; Hans-Dieter Hartmann, Editor(s)

© SPIE. Terms of Use
Back to Top