Share Email Print
cover

Proceedings Paper

VLSI modified architecture for reduced symmetric fuzzy Singleton set and its applications
Author(s): Saleh M. Abdel-hafeez; Scott A. Starks
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A general-purpose fuzzy logic inference engine for real time control applications has been designed, the core of which is based on a modified reduced symmetric fuzzy singleton set (MRSFSS) structure combining the advantages of small fuzzy memory for a maximum storing capacity of 730 rule-base. The MRSFSS structure can provide up to three input variables, a maximum of nine membership functions for each input variable, and produces two output values. The innovation of FLC chip is the definition feature of the MRSFSS structure which alleviates the drawbacks of existing fuzzy inference engine and enables the entire FLC chip to be performed on a 1.2 micrometer CMOS VLSI single chip. Although the hardware of FLC engine is simplified, the structure itself can incorporate a wide class of applications since many systematic and heuristic approaches can be cast into the MRSFSS structure with an even more simplified approach and most equal performances. Moreover, a guide tour is provided through the aspects of generating the fuzzy IF-THEN rules, based on a proposed architecture for controlling a wide class of objects whose dynamics are approximated by first- order and second-order transfer functions.

Paper Details

Date Published: 14 June 1996
PDF: 10 pages
Proc. SPIE 2761, Applications of Fuzzy Logic Technology III, (14 June 1996); doi: 10.1117/12.243254
Show Author Affiliations
Saleh M. Abdel-hafeez, Univ. of Texas/El Paso (United States)
Scott A. Starks, Univ. of Texas/El Paso (United States)


Published in SPIE Proceedings Vol. 2761:
Applications of Fuzzy Logic Technology III
Bruno Bosacchi; James C. Bezdek, Editor(s)

© SPIE. Terms of Use
Back to Top