Share Email Print

Proceedings Paper

Real-time VLSI architecture for geometric image transformations
Author(s): Min Zhao; Jean Gobert; Olivier Schirvanian; Nicolas Demassieux
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Many applications in image processing, such as digitized angiography and scan conversion in medical imaging, sensor distorsion correction or image registration, require real time geometric transformations. Therefore, the Laboratoires d’Electronique Philips (LEP) and TELECOM Paris University are currently developing a chip performing in real-time a large class of geometric image transformations with third degree polynomials. We present here the VLSI architecture of this chip. The different problems associated with real-time image processing are discussed and some new architectural concepts, local memories combined with incremental calculation on a block and processing by patches, are used to overcome these problems. The chip operates on frame sizes of up to 1024x1024 pixels with a spatial resolution of 1/16 pixel at a maximum rate of 30 images per second.

Paper Details

Date Published: 1 September 1990
PDF: 11 pages
Proc. SPIE 1360, Visual Communications and Image Processing '90: Fifth in a Series, (1 September 1990); doi: 10.1117/12.24218
Show Author Affiliations
Min Zhao, Labs. d'Electronique Philips (France)
Jean Gobert, Labs. d'Electronique Philips (France)
Olivier Schirvanian, Telecom Paris Univ. (France)
Nicolas Demassieux, Telecom Paris Univ. (France)

Published in SPIE Proceedings Vol. 1360:
Visual Communications and Image Processing '90: Fifth in a Series
Murat Kunt, Editor(s)

© SPIE. Terms of Use
Back to Top