Share Email Print
cover

Proceedings Paper

Patterning ULSI Circuits
Author(s): John R. Carruthers
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The traditional scaling of feature sized to ever smaller dimensions which has driven the semiconductor industry for 30 years is being challenged by physical and cost limits. As we approach the development of the 180-nm generation, we have a quite different technology scenario facing us than we have seen in the past. The approaches being contemplated can be summarized in order of utility as (1) extensions of existing patterning methods, (2) nonlithography patterning approaches, (3) extensions of the optical projection/reduction approach, (4) new beam techniques, and (5) probe techniques. I will review the challenges in each of these categories and indicate where serious development efforts are needed to sustain technology scaling into the ULSI generations.

Paper Details

Date Published: 14 June 1996
PDF: 13 pages
Proc. SPIE 2724, Advances in Resist Technology and Processing XIII, (14 June 1996); doi: 10.1117/12.241809
Show Author Affiliations
John R. Carruthers, Intel Corp. (United States)


Published in SPIE Proceedings Vol. 2724:
Advances in Resist Technology and Processing XIII
Roderick R. Kunz, Editor(s)

© SPIE. Terms of Use
Back to Top