Share Email Print
cover

Proceedings Paper

Application of SR lithography to 0.14-um device fabrication
Author(s): Hiroaki Sumitani; Kenji Itoga; Hiroki Shimano; Sunao Aya; Hideki Yabe; Takashi Hifumi; Hiroshi Watanabe; Koji Kise; Masami Inoue; Kenji Marumoto; Yasutaka Nishioka; Haruhiko Abe; Nobutoshi Mizusawa; Kenji Saitoh; Yasuaki Fukuda; Shunichi Uzawa
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The applicability of synchrotron radiation (SR) lithography to fabricate a giga bit scale dynamic random access memory (DRAM) cell array structure with minimum feature size of 0.14micrometers is demonstrated. Four lithography levels, isolation, transfer gate, bit line and storage node, were exposed by SR lithography. Exposure was carried out at Mitsubishi SR lithography facility using Canon x-ray stepper XFPA with a new negative tone resist and home-made x-ray mask set for each exposure level. These masks were composed of 2micrometers SiC membrane and 0.5micrometers W-Ti absorber. To minimize the mask-induced distortion, we applied the various techniques to the x-ray mask fabrication, changing the mask fabrication process flow, step annealing and electron beam multiple writing, and as the result, the pattern placement accuracy between two exposure level masks was about 50nm. Exposure latitude was about 22 percent for 0.15micrometers line and space pattern at the proximity gap of 30micrometers , and the critical dimension deviation for 0.14micrometers transfer gate pattern was 0.014micrometers at the almost same position in the mask in spite of the replication on the real DRAM topographic structure. The overlay accuracy was about 80nm for 20 X 20mm2 area. These results show SR lithography is the promising technique for giga bit level device fabrication.

Paper Details

Date Published: 27 May 1996
PDF: 15 pages
Proc. SPIE 2723, Electron-Beam, X-Ray, EUV, and Ion-Beam Submicrometer Lithographies for Manufacturing VI, (27 May 1996); doi: 10.1117/12.240474
Show Author Affiliations
Hiroaki Sumitani, Mitsubishi Electric Corp. (Japan)
Kenji Itoga, Mitsubishi Electric Corp. (Japan)
Hiroki Shimano, Mitsubishi Electric Corp. (Japan)
Sunao Aya, Mitsubishi Electric Corp. (Japan)
Hideki Yabe, Mitsubishi Electric Corp. (Japan)
Takashi Hifumi, Mitsubishi Electric Corp. (Japan)
Hiroshi Watanabe, Mitsubishi Electric Corp. (Japan)
Koji Kise, Mitsubishi Electric Corp. (Japan)
Masami Inoue, Mitsubishi Electric Corp. (Japan)
Kenji Marumoto, Mitsubishi Electric Corp. (Japan)
Yasutaka Nishioka, Mitsubishi Electric Corp. (Japan)
Haruhiko Abe, Mitsubishi Electric Corp. (Japan)
Nobutoshi Mizusawa, Canon Inc. (Japan)
Kenji Saitoh, Canon Inc. (Japan)
Yasuaki Fukuda, Canon Inc. (Japan)
Shunichi Uzawa, Canon Inc. (Japan)


Published in SPIE Proceedings Vol. 2723:
Electron-Beam, X-Ray, EUV, and Ion-Beam Submicrometer Lithographies for Manufacturing VI
David E. Seeger, Editor(s)

© SPIE. Terms of Use
Back to Top