Share Email Print
cover

Proceedings Paper

Modeling of neural net chips using image algebra
Author(s): Trevor E. Meyer; Paul M. Freeman; Jennifer L. Davidson
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Commercial hardware for neural network implementations is becoming more readily available. However as yet there exists no hardware- or software-independant environments in which to compare neural net chips. This paper presents a comparison of the Hamming net modeled on two neural net chips using image algebra a mathematical structure developed for use in image processing and related fields. The two chips used in the comparison are the Electrically Trainable Analog Neural Network (ETANN) from Intel and the Neural Bit Slice (NBS) from Micro Devices and are on opposite ends of the spectrum of available neural network hardware. The ETANN is almost entirely analog while the NBS is an all-digital device. The image algebra pseudocode modeled well not only the internals of the chips but the external logic and control as well.

Paper Details

Date Published: 1 November 1990
PDF: 12 pages
Proc. SPIE 1350, Image Algebra and Morphological Image Processing, (1 November 1990); doi: 10.1117/12.23598
Show Author Affiliations
Trevor E. Meyer, Iowa State Univ. (United States)
Paul M. Freeman, Iowa State Univ. (United States)
Jennifer L. Davidson, Iowa State Univ. (United States)


Published in SPIE Proceedings Vol. 1350:
Image Algebra and Morphological Image Processing
Paul D. Gader, Editor(s)

© SPIE. Terms of Use
Back to Top