Share Email Print
cover

Proceedings Paper

Novel architectures for implementing very high throughput variable-length decoders in HDTV systems
Author(s): Michael Bakhmutsky
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Variable Length Decoders (VLD) constitute one of the principal bottlenecks in building HDTV Decoders. In these systems, the VLD must decode at a rate of about 100 million code words per second or higher. The VLD speed of operation, however, is limited by long propagation delays in the word length decoding loop caused by wide barrel shifting, large table decoding, multiplexing, and arithmetic operations. The stringent speed requirements present major challenges in VLD implementation using current VLSI technology. Several techniques of VLD throughput enhancement are discussed here. Some of these methods increase the speed of the loop hardware, while the others introduce some parallelism in processing the inherently serial bit stream data. These techniques can be combined together or used independently to provide advantages in different applications. The techniques of Type-Independent Length Decoding Loop Acceleration and Scaleable Quasi-Parallel Processing produce very good results in professional applications (studio, medical etc.). For consumer applications, the One-Hot architecture along with the technique of Adaptive Acceleration in Processing of Huffman Coded Bit Streams promise to deliver feasible and inexpensive VLD implementations in VLSI with the benefit of operation at clock rates lower than those required in the architectures traditionally employed. A method of Dynamic State Machine Partitioning in Tree Searching VLD implementations is also considered for a `pre-VLD' application, where word boundary information is extracted to enhance the performance of the actual VLD.

Paper Details

Date Published: 22 March 1996
PDF: 36 pages
Proc. SPIE 2668, Digital Video Compression: Algorithms and Technologies 1996, (22 March 1996); doi: 10.1117/12.235413
Show Author Affiliations
Michael Bakhmutsky, Philips Labs. (United States)


Published in SPIE Proceedings Vol. 2668:
Digital Video Compression: Algorithms and Technologies 1996
Vasudev Bhaskaran; Frans Sijstermans; Sethuraman Panchanathan, Editor(s)

© SPIE. Terms of Use
Back to Top