Share Email Print

Proceedings Paper

High Tc superconducting digital gates
Author(s): Roger Davidheiser
Format Member Price Non-Member Price
PDF $17.00 $21.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Superconducting digital gates promise high speed performance at exceedingly low power. Thus, if this technology meets acceptance in packing density, integration levels, margins, and ease of design, it will be extremely competitive. TRW has recently reported the first digital gates in the new high temperature superconducting material YBaCuO. The gates are embedded in a novel architecture that achieves an ease of design and resembles the circuitry employed by the CMOS community. Thus not only will the circuitry operate with convenient minature cryocoolers supporting 65K, but a large group of designers will aid the development. As well the architecture supports gate array development procedures. We report the Boolean functions of AND, EXOR, EXNOR, inversion and buffer gates developed at low speed and reduced temperature. Modelling of newer devices allready available to us predicts operation at up to a 1 GHz clock and at 50K. The additional functions of NAND, NOR, and OR are modifications of the final wiring layer on the basic gate design.

Paper Details

Date Published: 1 March 1992
Proc. SPIE 1597, Progress in High-Temperature Superconducting Transistors and Other Devices II, (1 March 1992); doi: 10.1117/12.2321841
Show Author Affiliations
Roger Davidheiser, TRW Space & Defense (United States)

Published in SPIE Proceedings Vol. 1597:
Progress in High-Temperature Superconducting Transistors and Other Devices II

© SPIE. Terms of Use
Back to Top