Share Email Print
cover

Proceedings Paper

The bias and clock drive ASIC for astronomical CCD controller
Author(s): Yuheng Zhang; Mingzhi Wei; Qian Song; Quan Sun
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The Application-Specific Integrated Circuit (ASIC) development plan of the astronomical CCD control system is a special chip development project launched officially by the National Astronomical Observatory of the Chinese Academy of sciences. One of the scientific objectives: Bias and Clock Driver ASIC (CDA), has been designed and manufactured twice. The test shows the performance of CDA completely reach the design requirement. Now this chip can be mass produced at low cost. We claim the CDA is successfully developed in our laboratory. CDA provides bias voltage and clock drives for CCD working. 48 DACs which produce pulse at any amplitude can be used for most CCD controller. The combination of CDA and ASIC lead to integrated multi-CCD system or sub-mini single CCD controller. This high integrated chip make the CCD controller smaller, lower power consumption, more stable and easier to be developed.

Paper Details

Date Published: 6 July 2018
PDF: 7 pages
Proc. SPIE 10709, High Energy, Optical, and Infrared Detectors for Astronomy VIII, 107092G (6 July 2018); doi: 10.1117/12.2309463
Show Author Affiliations
Yuheng Zhang, National Astronomical Observatories (China)
Mingzhi Wei, National Astronomical Observatories (China)
Lick Observatory (United States)
Qian Song, National Astronomical Observatories (China)
Quan Sun, National Astronomical Observatories (China)
Southern Methodist Univ. (United States)


Published in SPIE Proceedings Vol. 10709:
High Energy, Optical, and Infrared Detectors for Astronomy VIII
Andrew D. Holland; James Beletic, Editor(s)

© SPIE. Terms of Use
Back to Top