Share Email Print
cover

Proceedings Paper • new

Line roughness improvements on self-aligned quadruple patterning by wafer stress engineering
Author(s): Eric Liu; Akiteru Ko; Peter Biolsi; Soo Doo Chae; Chia-Yun Hsieh; Munehito Kagaya; Choongman Lee; Tsuyoshi Moriya; Shimpei Tsujikawa; Yusuke Suzuki; Kazuya Okubo; Kiyotaka Imai
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

In integrated circuit and memory devices, size shrinkage has been the most effective method to reduce production cost and enable the steady increment of the number of transistors per unit area over the past few decades. In order to reduce the die size and feature size, it is necessary to minimize pattern formation in the advance node development. In the node of sub-10nm, extreme ultra violet lithography (EUV) and multi-patterning solutions based on 193nm immersionlithography are the two most common options to achieve the size requirement. In such small features of line and space pattern, line width roughness (LWR) and line edge roughness (LER) contribute significant amount of process variation that impacts both physical and electrical performances.

In this paper, we focus on optimizing the line roughness performance by using wafer stress engineering on 30nm pitch line and space pattern. This pattern is generated by a self-aligned quadruple patterning (SAQP) technique for the potential application of fin formation. Our investigation starts by comparing film materials and stress levels in various processing steps and material selection on SAQP integration scheme. From the cross-matrix comparison, we are able to determine the best stack of film selection and stress combination in order to achieve the lowest line roughness performance while obtaining pattern validity after fin etch. This stack is also used to study the step-by-step line roughness performance from SAQP to fin etch. Finally, we will show a successful patterning of 30nm pitch line and space pattern SAQP scheme with 1nm line roughness performance.

Paper Details

Date Published: 9 April 2018
PDF: 9 pages
Proc. SPIE 10589, Advanced Etch Technology for Nanopatterning VII, 105890T (9 April 2018); doi: 10.1117/12.2299618
Show Author Affiliations
Eric Liu, TEL Technology Ctr., America, LLC (United States)
Akiteru Ko, TEL Technology Ctr., America, LLC (United States)
Peter Biolsi, TEL Technology Ctr., America, LLC (United States)
Soo Doo Chae, TEL Technology Ctr., America, LLC (United States)
Chia-Yun Hsieh, TEL Technology Ctr., America, LLC (United States)
Munehito Kagaya, Tokyo Electron Technology Solutions Ltd. (Japan)
Choongman Lee, Tokyo Electron Technology Solutions Ltd. (Japan)
Tsuyoshi Moriya, Tokyo Electron Technology Solutions Ltd. (Japan)
Shimpei Tsujikawa, Tokyo Electron Technology Solutions Ltd. (Japan)
Yusuke Suzuki, Tokyo Electron Technology Solutions Ltd. (Japan)
Kazuya Okubo, Tokyo Electron Ltd. (Japan)
Kiyotaka Imai, Tokyo Electron Ltd. (Japan)


Published in SPIE Proceedings Vol. 10589:
Advanced Etch Technology for Nanopatterning VII
Sebastian U. Engelmann, Editor(s)

© SPIE. Terms of Use
Back to Top