Share Email Print
cover

Proceedings Paper

Design of CMOS imaging system based on FPGA
Author(s): Bo Hu; Xiaolai Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In order to meet the needs of engineering applications for high dynamic range CMOS camera under the rolling shutter mode, a complete imaging system is designed based on the CMOS imaging sensor NSC1105. The paper decides CMOS+ADC+FPGA+Camera Link as processing architecture and introduces the design and implementation of the hardware system. As for camera software system, which consists of CMOS timing drive module, image acquisition module and transmission control module, the paper designs in Verilog language and drives it to work properly based on Xilinx FPGA. The ISE 14.6 emulator ISim is used in the simulation of signals. The imaging experimental results show that the system exhibits a 1280*1024 pixel resolution, has a frame frequency of 25 fps and a dynamic range more than 120dB. The imaging quality of the system satisfies the requirement of the index.

Paper Details

Date Published: 24 October 2017
PDF: 7 pages
Proc. SPIE 10459, AOPC 2017: Optical Storage and Display Technology, 104590V (24 October 2017); doi: 10.1117/12.2285248
Show Author Affiliations
Bo Hu, Xi'an Institute of Optics and Precision Mechanics (China)
Univ. of Chinese Academy of Sciences (China)
Xiaolai Chen, Xi'an Institute of Optics and Precision Mechanics (China)
Univ. of Chinese Academy of Sciences (China)


Published in SPIE Proceedings Vol. 10459:
AOPC 2017: Optical Storage and Display Technology
Byoungho Lee; Yongtian Wang; Xiaodi Tan; Xiangping Li, Editor(s)

© SPIE. Terms of Use
Back to Top