Share Email Print

Proceedings Paper

Low track height standard cell design in iN7 using scaling boosters
Author(s): S. M. Y. Sherazi; C. Jha; D. Rodopoulos; P. Debacker; B. Chava; L. Matti; M. G. Bardon; P. Schuddinck; P. Raghavan; V. Gerousis; A. Spessot; D. Verkest; A. Mocuta; R. H. Kim; J. Ryckaert
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In this paper, standard cell design for iN7 CMOS platform technology targeting the tightest contacted poly pitch (CPP) of 42 nm and a metal pitch of 32 nm in the FinFET technology is presented. Three standard cell architectures for iN7, a 7.5-Track library, 6.5-Track library, and 6-Track library have been designed. Scaling boosters are introduced for the libraries progressively: first an extra MOL layer to enable an efficient layout of the three libraries starting with 7.5-Track library; second, fully self aligned gate contact is introduced for 6.5 and 6-Track library and third, 6-Track cell design includes a buried rail track for supply. The 6-Track cells are on average 5% and 45% smaller than the 6.5 and 7.5-Track cells, respectively.

Paper Details

Date Published: 4 April 2017
PDF: 8 pages
Proc. SPIE 10148, Design-Process-Technology Co-optimization for Manufacturability XI, 101480Y (4 April 2017); doi: 10.1117/12.2257658
Show Author Affiliations
S. M. Y. Sherazi, IMEC (Belgium)
C. Jha, KU Leuven (Belgium)
D. Rodopoulos, IMEC (Belgium)
P. Debacker, IMEC (Belgium)
B. Chava, IMEC (Belgium)
L. Matti, Cadence Design Systems, Inc. (United States)
Univ. of Braunschweig (Germany)
M. G. Bardon, IMEC (Belgium)
P. Schuddinck, IMEC (Belgium)
P. Raghavan, IMEC (Belgium)
V. Gerousis, Cadence Design Systems, Inc. (United States)
Univ. of Braunschweig (Germany)
A. Spessot, IMEC (Belgium)
D. Verkest, IMEC (Belgium)
A. Mocuta, IMEC (Belgium)
R. H. Kim, IMEC (Belgium)
J. Ryckaert, IMEC (Belgium)

Published in SPIE Proceedings Vol. 10148:
Design-Process-Technology Co-optimization for Manufacturability XI
Luigi Capodieci; Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top