Share Email Print
cover

Proceedings Paper

A high performance multi-tap CMOS lock-in pixel image sensor for biomedical applications
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We have developed and evaluated the large full well capacity (FWC) for wide signal detection range and low temporal noise for high sensitivity lock-in pixel CMOS image sensor (CIS) embedded with two storage-diodes (SDs). In addition, for fast charge transfer from photodiode (PD) to SDs, a lateral electric field charge modulator (LEFM) is used for the developed lock-in pixel. As a result, the time-resolved CIS achieves a very large FWC of approximately 7000e-, low temporal random noise of 1.17e-rms at 45fps with true correlated double sampling (CDS) operation, and fast intrinsic response less than 500ps at 635nm. The proposed imager has an effective pixel array of 128(H)×256(V) and a pixel size of 11.2×11.2μm2. The sensor chip is fabricated by a Dongbu HiTek 1P4M 0.11μm CIS process.

Paper Details

Date Published: 22 February 2017
PDF: 6 pages
Proc. SPIE 10076, High-Speed Biomedical Imaging and Spectroscopy: Toward Big Data Instrumentation and Management II, 100760V (22 February 2017); doi: 10.1117/12.2255951
Show Author Affiliations
Min-Woong Seo, Shizuoka Univ. (Japan)
Yuya Shirakawa, Shizuoka Univ. (Japan)
Keiichiro Kagawa, Shizuoka Univ. (Japan)
Keita Yasutomi, Shizuoka Univ. (Japan)
Shoji Kawahito, Shizuoka Univ. (Japan)


Published in SPIE Proceedings Vol. 10076:
High-Speed Biomedical Imaging and Spectroscopy: Toward Big Data Instrumentation and Management II
Kevin K. Tsia; Keisuke Goda, Editor(s)

© SPIE. Terms of Use
Back to Top