Share Email Print

Proceedings Paper

Model-based CMP aware RC extraction of interconnects in 16nm designs
Author(s): Yongchan Ban; Sang Min Han; Eunjoo Choi; Tamba Gbondo-Tugbawa; Kuang Han Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Traditional RC extraction flows mostly consider interconnect thickness variations caused by etch and CMP processes in a way of rule-based approach where a form of tables or polynomials is used. While such rulebased approaches are easily incorporated into design flows, they are not inevitably accurate since tablelook- ups in rules are inherently taking simple (mostly one dimensional) typed patterns. Moreover, rules fail to account for the length scale and cumulative effects in both etch and CMP, thereby making them less accurate compared to physics-based models. In this paper, we introduce a model-based CMP aware RC extraction flow that uses the results of thickness simulations from Cadence CMP modeling tools. We apply the proposed model-based CMP aware RC extraction flow to several blocks in a 16 nm design, and compare the results of the proposed model-based flow with those of a traditional rule-based RC extraction flow. This paper also notes that running the model-based flow in conjunction with the traditional rule-based flow should cover the full range of RC variation along critical nets, and ensure faster timing closure.

Paper Details

Date Published: 16 March 2016
PDF: 6 pages
Proc. SPIE 9781, Design-Process-Technology Co-optimization for Manufacturability X, 97810G (16 March 2016); doi: 10.1117/12.2219118
Show Author Affiliations
Yongchan Ban, LG Electronics Inc. (Korea, Republic of)
Sang Min Han, Cadence Design Systems, Inc. (United States)
Eunjoo Choi, LG Electronics Inc. (Korea, Republic of)
Tamba Gbondo-Tugbawa, Cadence Design Systems, Inc. (United States)
Kuang Han Chen, Cadence Design Systems, Inc. (United States)

Published in SPIE Proceedings Vol. 9781:
Design-Process-Technology Co-optimization for Manufacturability X
Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top