Share Email Print
cover

Proceedings Paper

Scan direction induced charging dynamics and the application for detection of gate to S/D shorts in logic devices
Author(s): Ming Lei; Qing Tian; Kevin Wu; Yan Zhao
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Gate to source/drain (S/D) short is the most common and detrimental failure mechanism for advanced process technology development in Metal-Oxide-Semiconductor-Field-Effect-Transistor (MOSFET) device manufacturing. Especially for sub-1Xnm nodes, MOSFET device is more vulnerable to gate-S/D shorts due to the aggressive scaling. The detection of this kind of electrical short defect is always challenging for in-line electron beam inspection (EBI), especially new shorting mechanisms on atomic scale due to new material/process flow implementation. The second challenge comes from the characterization of the shorts including identification of the exact shorting location. In this paper, we demonstrate unique scan direction induced charging dynamics (SDCD) phenomenon which stems from the transistor level response from EBI scan at post metal contact chemical-mechanical planarization (CMP) layers. We found that SDCD effect is exceptionally useful for gate-S/D short induced voltage contrast (VC) defect detection, especially for identification of shorting locations. The unique SDCD effect signatures of gate-S/D shorts can be used as fingerprint for ground true shorting defect detection. Correlation with other characterization methods on the same defective location from EBI scan shows consistent results from various shorting mechanism. A practical work flow to implement the application of SDCD effect for in-line EBI monitor of critical gate-S/D short defects is also proposed, together with examples of successful application use cases which mostly focus on static random-access memory (SRAM) array regions. Although the capability of gate-S/D short detection as well as expected device response is limited to passing transistors and pull-down transistors due to the design restriction from standard 6-cell SRAM structure, SDCD effect is proven to be very effective for gate-S/D short induced VC defect detection as well as yield learning for advanced technology development.

Paper Details

Date Published: 8 March 2016
PDF: 8 pages
Proc. SPIE 9778, Metrology, Inspection, and Process Control for Microlithography XXX, 977827 (8 March 2016); doi: 10.1117/12.2218865
Show Author Affiliations
Ming Lei, GLOBALFOUNDRIES (United States)
Qing Tian, HermesMicrovision Inc. (United States)
Kevin Wu, GLOBALFOUNDRIES (United States)
Yan Zhao, HermesMicrovision Inc. (United States)


Published in SPIE Proceedings Vol. 9778:
Metrology, Inspection, and Process Control for Microlithography XXX
Martha I. Sanchez, Editor(s)

© SPIE. Terms of Use
Back to Top