Share Email Print
cover

Proceedings Paper

Teramac configurable custom computer
Author(s): W. Bruce Culbertson; Rick Amerson; Richard J. Carter; Philip J. Kuekes; Greg Snider
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Prototypes are invaluable for studying special purpose parallel architectures and custom computing. We have built a configurable custom computing engine, based on field programmable gate arrays, to enable experiments on an interesting scale. The Teramac configurable hardware system can execute synchronous logic designs of up to one million gates at rates up to one megahertz. Search and retrieval of nontext data from very large databases can be greatly accelerated using special purpose parallel hardware. We are using Teramac to conduct experiments with special purpose processors involving search of nontext databases.

Paper Details

Date Published: 19 September 1995
PDF: 9 pages
Proc. SPIE 2607, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, (19 September 1995); doi: 10.1117/12.221340
Show Author Affiliations
W. Bruce Culbertson, Hewlett-Packard Labs. (United States)
Rick Amerson, Hewlett-Packard Labs. (United States)
Richard J. Carter, Hewlett-Packard Labs. (United States)
Philip J. Kuekes, Hewlett-Packard Labs. (United States)
Greg Snider, Hewlett-Packard Labs. (United States)


Published in SPIE Proceedings Vol. 2607:
Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing
John Schewel, Editor(s)

© SPIE. Terms of Use
Back to Top