Share Email Print
cover

Proceedings Paper

FPGA implementation of high-order FIR filters by requantizing the input data stream
Author(s): Chris H. Dick; Fred J. Harris
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper addresses the problem of implementing narrow-band FIR filters using FPGAa. Rather than employing a conventional multiply-accumulate unit to compute the inner-product, an alternative method based on requantization of the input data stream is presented. The requantization process preserves the dynamic range of the signal components contained in the bandwidth of the filter, while shifting the requantization noise to the spectral region to be rejected by the filter. The reduced bit length representation of the requantization input data samples removes the requirement for a full multiplier in the filter hardware. This makes the method very attractive for realization using FPGA technology. The filtering technique is described, and implementation results using a Xilinx XC4010 FPGA are presented.

Paper Details

Date Published: 19 September 1995
PDF: 12 pages
Proc. SPIE 2607, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, (19 September 1995); doi: 10.1117/12.221337
Show Author Affiliations
Chris H. Dick, La Trobe Univ. (Australia)
Fred J. Harris, San Diego State Univ. (United States)


Published in SPIE Proceedings Vol. 2607:
Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing
John Schewel, Editor(s)

© SPIE. Terms of Use
Back to Top