Share Email Print
cover

Proceedings Paper

Hardware object programming on the EVC1: a reconfigurable computer
Author(s): Steve Casselman; Michael Thornburg; John Schewel
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We define reconfigurable computing systems as those machines that use the reconfigurable aspects of field programmable gate arrays (FPGAs) to implement an algorithm. Researchers throughout the world have shown that computationally intensive software algorithms can be transposed directly into hardware design for extreme performance gain. Hardware objects are algorithms implemented as dynamically downloadable hardware designs. Hardware objects execute on reconfigurable computing systems based on SRAM-style FPGAs. A hardware object can be created via schematic and VHSIC hardware description language or Verilog hardware description language. To use a hardware design in a software program, it must be converted into a hardware object. The hardware object can be used over and over or in combination with other hardware objects. This hardware object technology method of programing reconfigurable computers is the subject of this paper.

Paper Details

Date Published: 19 September 1995
PDF: 9 pages
Proc. SPIE 2607, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, (19 September 1995); doi: 10.1117/12.221336
Show Author Affiliations
Steve Casselman, Virtual Computer Corp. (United States)
Michael Thornburg, Virtual Computer Corp. (United States)
John Schewel, Virtual Computer Corp. (United States)


Published in SPIE Proceedings Vol. 2607:
Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing
John Schewel, Editor(s)

© SPIE. Terms of Use
Back to Top