Share Email Print
cover

Proceedings Paper

Connected Component Labeling algorithm for very complex and high-resolution images on an FPGA platform
Author(s): Kurt Schwenk; Felix Huber
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Connected Component Labeling (CCL) is a basic algorithm in image processing and an essential step in nearly every application dealing with object detection. It groups together pixels belonging to the same connected component (e.g. object). Special architectures such as ASICs, FPGAs and GPUs were utilised for achieving high data throughput, primarily for video processing. In this article, the FPGA implementation of a CCL method is presented, which was specially designed to process high resolution images with complex structure at high speed, generating a label mask. In general, CCL is a dynamic task and therefore not well suited for parallelisation, which is needed to achieve high processing speed with an FPGA. Facing this issue, most of the FPGA CCL implementations are restricted to low or medium resolution images (≤ 2048 ∗ 2048 pixels) with lower complexity, where the fastest implementations do not create a label mask. Instead, they extract object features like size and position directly, which can be realized with high performance and perfectly suits the need for many video applications. Since these restrictions are incompatible with the requirements to label high resolution images with highly complex structures and the need for generating a label mask, a new approach was required. The CCL method presented in this work is based on a two-pass CCL algorithm, which was modified with respect to low memory consumption and suitability for an FPGA implementation. Nevertheless, since not all parts of CCL can be parallelised, a stop-and-go high-performance pipeline processing CCL module was designed. The algorithm, the performance and the hardware requirements of a prototype implementation are presented. Furthermore, a clock-accurate runtime analysis is shown, which illustrates the dependency between processing speed and image complexity in detail. Finally, the performance of the FPGA implementation is compared with that of a software implementation on modern embedded platforms.

Paper Details

Date Published: 20 October 2015
PDF: 14 pages
Proc. SPIE 9646, High-Performance Computing in Remote Sensing V, 964603 (20 October 2015); doi: 10.1117/12.2194101
Show Author Affiliations
Kurt Schwenk, Deutsches Zentrum für Luft- und Raumfahrt e.V. (Germany)
Felix Huber, Deutsches Zentrum für Luft- und Raumfahrt e.V. (Germany)


Published in SPIE Proceedings Vol. 9646:
High-Performance Computing in Remote Sensing V
Bormin Huang; Sebastián López; Zhensen Wu; Jose M. Nascimento; Boris A. Alpatov; Jordi Portell de Mora, Editor(s)

© SPIE. Terms of Use
Back to Top