Share Email Print
cover

Proceedings Paper

FPGA based image processing for optical surface inspection with real time constraints
Author(s): Ylber Hasani; Ernst Bodenstorfer; Jörg Brodersen; Konrad J. Mayer
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Today, high-quality printing products like banknotes, stamps, or vouchers, are automatically checked by optical surface inspection systems. In a typical optical surface inspection system, several digital cameras acquire the printing products with fine resolution from different viewing angles and at multiple wavelengths of the visible and also near infrared spectrum of light. The cameras deliver data streams with a huge amount of image data that have to be processed by an image processing system in real time. Due to the printing industry’s demand for higher throughput together with the necessity to check finer details of the print and its security features, the data rates to be processed tend to explode. In this contribution, a solution is proposed, where the image processing load is distributed between FPGAs and digital signal processors (DSPs) in such a way that the strengths of both technologies can be exploited. The focus lies upon the implementation of image processing algorithms in an FPGA and its advantages. In the presented application, FPGAbased image-preprocessing enables real-time implementation of an optical color surface inspection system with a spatial resolution of 100 μm and for object speeds over 10 m/s. For the implementation of image processing algorithms in the FPGA, pipeline parallelism with clock frequencies up to 150 MHz together with spatial parallelism based on multiple instantiations of modules for parallel processing of multiple data streams are exploited for the processing of image data of two cameras and three color channels. Due to their flexibility and their fast response times, it is shown that FPGAs are ideally suited for realizing a configurable all-digital PLL for the processing of camera line-trigger signals with frequencies about 100 kHz, using pure synchronous digital circuit design.

Paper Details

Date Published: 14 February 2015
PDF: 8 pages
Proc. SPIE 9445, Seventh International Conference on Machine Vision (ICMV 2014), 94450P (14 February 2015); doi: 10.1117/12.2181432
Show Author Affiliations
Ylber Hasani, AIT Austrian Institute of Technology GmbH (Austria)
Ernst Bodenstorfer, AIT Austrian Institute of Technology GmbH (Austria)
Jörg Brodersen, AIT Austrian Institute of Technology GmbH (Austria)
Konrad J. Mayer, AIT Austrian Institute of Technology GmbH (Austria)


Published in SPIE Proceedings Vol. 9445:
Seventh International Conference on Machine Vision (ICMV 2014)
Antanas Verikas; Branislav Vuksanovic; Petia Radeva; Jianhong Zhou, Editor(s)

© SPIE. Terms of Use
Back to Top