Share Email Print
cover

Proceedings Paper

Design and implementation of moment invariants for pattern recognition in VLSI
Author(s): Gary A. Armstrong; Marc L. Simpson; Donald W. Bouldin
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper describes the design of a very large scale integration (VLSI) application specific integrated circuit (ASIC) for use in pattern recognition. The pattern recognition scheme uses Hu1 and Mailra''s2 algorithms for moment invariants. A prototype design was generated that resolved the long delay time of the multiplier by custom designing adder cells based on the Manchester carry chain. Use of the Manchester carry chain effectively incorporated the lookahead carry function into the adder cells. The prototype ASIC is currently being fabricated in 2. 0-mm compiled simulator for metal oxide semiconductor (CMOS) technology (simulated at 20 MHz). The prototype consisted of a 4x8 multiplier and a 12-bit accumulator stage. The present ASIC design consists of a 9x26 multiplier (maximum propagation time of 50 ns) and a 48-bit accumulator stage. The final ASICs will be used in parallel at the board level to achieve the 56 MegaPixels/s [230 million operations per second (MOPs)] necessary to perform the moment invariant algorithms in real time on 512x512 pixel images with 256 grey scales. 2.

Paper Details

Date Published: 1 September 1990
PDF: 12 pages
Proc. SPIE 1297, Hybrid Image and Signal Processing II, (1 September 1990); doi: 10.1117/12.21319
Show Author Affiliations
Gary A. Armstrong, Oak Ridge National Lab. (United States)
Marc L. Simpson, Oak Ridge National Lab. (United States)
Donald W. Bouldin, Univ. of Tennessee (United States)


Published in SPIE Proceedings Vol. 1297:
Hybrid Image and Signal Processing II
David P. Casasent; Andrew G. Tescher, Editor(s)

© SPIE. Terms of Use
Back to Top