Share Email Print
cover

Proceedings Paper

500-MHz GaAs macrocell library for high-speed low-power LSI digital ASICs
Author(s): Aziz I. Faris; Perry J. Robertson; Richard J. Niescier; Larry R. Tate; Andrew D. Brotman
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A library of custom macrocells has been designed for the implementation of high performance Gallium Arsenide (GaAs) digital integrated circuits in the AT performance and LSI functionality while minimizing power dissipation and area requirements. The entire library may be clocked up to 500 MHz with smaller cells, such as flip-flops, sustaining clock rates up to 2 GHz. The macrocells are designed around a SFL logic family which uses a 2.0 volt power supply. The cells in the library range in function from simple NOR, XOR, clock drivers and I/O buffers to higher function macrocells, such as, Booth multipliers, barrel shifters, ALU, adders, flip-flops and 4-bit up/down counters. Output buffers are designed to drive 50 ohm transmission lines with a 1.0 volt logic swing. An unloaded buffered 3-input NOR gate cell exhibits an average propagation delay of 115 ps per gate while dissipating only 1.5 mW of power for a speed-power product of 173 fJ. The unloaded delays are derated by 0.3 ps/fF load capacitance and 2 ps per fanout. The macrocells were designed for the AT enhancement/depletion mode process which has 1.0 micron gates and 2.0 micron design rules. This library has been used in circuits to provide a functional density of over 15,000 equivalent gates/sq cm. Current designs using this macrocell library include an 8x8 multiplier and a 16 tap transversal filter chip.

Paper Details

Date Published: 1 October 1990
PDF: 6 pages
Proc. SPIE 1291, Optical and Digital Gallium Arsenide Technologies for Signal Processing Applications, (1 October 1990); doi: 10.1117/12.21011
Show Author Affiliations
Aziz I. Faris, AT&T Bell Labs. (United States)
Perry J. Robertson, AT&T Bell Labs. (United States)
Richard J. Niescier, AT&T Bell Labs. (United States)
Larry R. Tate, AT&T Bell Labs. (United States)
Andrew D. Brotman, AT&T Bell Labs. (United States)


Published in SPIE Proceedings Vol. 1291:
Optical and Digital Gallium Arsenide Technologies for Signal Processing Applications
Mark P. Bendett; Daniel H. Butler; Arati Prabhakar; Andrew C. Yang, Editor(s)

© SPIE. Terms of Use
Back to Top