Share Email Print
cover

Proceedings Paper

Layout dependent effects analysis on 28nm process
Author(s): Helen Li; Mealie Zhang; Waisum Wong; Huiyuan Song; Wei Xu; Philippe Hurat; Hua Ding; Yifan Zhang; Michel Cote; Jason Huang; Ya-ch Lai
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Advanced process nodes introduce new variability effects due to increased density, new material, new device structures, and so forth. This creates more and stronger Layout Dependent effects (LDE), especially below 28nm. These effects such as WPE (Well Proximity Effect), PSE (Poly Spacing Effect) change the carrier mobility and threshold voltage and therefore make the device performances, such as Vth and Idsat, extremely layout dependent. In traditional flows, the impact of these changes can only be simulated after the block has been fully laid out, the design is LVS and DRC clean. It’s too late in the design cycle and it increases the number of post-layout iteration. We collaborated to develop a method on an advanced process to embed several LDE sources into a LDE kit. We integrated this LDE kit in custom analog design environment, for LDE analysis at early design stage. These features allow circuit and layout designers to detect the variations caused by LDE, and to fix the weak points caused by LDE. In this paper, we will present this method and how it accelerates design convergence of advanced node custom analog designs by detecting early-on LDE hotspots on partial or fully placed layout, reporting contribution of each LDE component to help identify the root cause of LDE variation, and even providing fixing guidelines on how to modify the layout and to reduce the LDE impact.

Paper Details

Date Published: 18 March 2015
PDF: 8 pages
Proc. SPIE 9427, Design-Process-Technology Co-optimization for Manufacturability IX, 94270F (18 March 2015); doi: 10.1117/12.2087443
Show Author Affiliations
Helen Li, Semiconductor Manufacturing International Corp. (China)
Mealie Zhang, Semiconductor Manufacturing International Corp. (China)
Waisum Wong, Semiconductor Manufacturing International Corp. (China)
Huiyuan Song, Cadence Design Systems, Inc. (United States)
Wei Xu, Cadence Design Systems, Inc. (United States)
Philippe Hurat, Cadence Design Systems, Inc. (United States)
Hua Ding, Cadence Design Systems, Inc. (China)
Yifan Zhang, Cadence Design Systems, Inc. (China)
Michel Cote, Cadence Design Systems, Inc. (United States)
Jason Huang, Cadence Design Systems, Inc. (Taiwan)
Ya-ch Lai, Cadence Design Systems, Inc. (United States)


Published in SPIE Proceedings Vol. 9427:
Design-Process-Technology Co-optimization for Manufacturability IX
John L. Sturtevant; Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top