Share Email Print

Proceedings Paper

Layout optimization and trade-off between 193i and EUV-based patterning for SRAM cells to improve performance and process variability at 7nm technology node
Author(s): Sushil Sakhare; Darko Trivkovic; Tom Mountsier; Min-Soo Kim; Dan Mocuta; Julien Ryckaert; Abdelkarim Mercha; Diederik Verkest; Aaron Thean; Mircea Dusa
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The Fin-FET Technology scaling to sub 7nm node, using 193 immersion scanner is restricted due to reduced margins for process. The cost of the process and complexity of designs is increasing due to multi-patterning to achieve area scaling using 193i scanner. In this paper, we propose a two Fin-cut mask design for Fin-pattering of 112 SRAM (two Fins for pull-down and one Fin for pull-up and pass-gate device) cell using 193i lithography and its comparison with EUVL single print. We also propose two keep masks for middle of line patterning ,with increased height of the SRAM cell using 193i, that results in area of a uniform-Fin SRAM cell area at 7nm technology; whereas EUVL can enable non-uniform SRAM cell at reduced area. Due to unidirectional patterning, margins for VIA0 landing over MOL are drastically reduced at 42nm gate pitch and hence to improve margins, the orientation for 1st metal is proposed to be orthogonal to the gate. This results in improved performance for SRAM and reliability of the technology.

Paper Details

Date Published: 18 March 2015
PDF: 10 pages
Proc. SPIE 9427, Design-Process-Technology Co-optimization for Manufacturability IX, 94270O (18 March 2015); doi: 10.1117/12.2086100
Show Author Affiliations
Sushil Sakhare, IMEC (Belgium)
Darko Trivkovic, IMEC (Belgium)
Tom Mountsier, Lam Research Corp. (United States)
Min-Soo Kim, IMEC (Belgium)
Dan Mocuta, IMEC (Belgium)
Julien Ryckaert, IMEC (Belgium)
Abdelkarim Mercha, IMEC (Belgium)
Diederik Verkest, IMEC (Belgium)
Aaron Thean, IMEC (Belgium)
Mircea Dusa, ASML Leuven (Belgium)

Published in SPIE Proceedings Vol. 9427:
Design-Process-Technology Co-optimization for Manufacturability IX
John L. Sturtevant; Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top