Share Email Print

Proceedings Paper

Efficient etch bias compensation techniques for accurate on-wafer patterning
Author(s): Mohamed Salama; Ayman Hamouda
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

As technology development advances into deep submicron nodes, it is very important not to ignore any systematic effect that can impact CD uniformity and the final parametric yield. One important challenge for OPC is in choosing the proper etch process correction flow to compensate for design-to-design etch shrink variations. Although model-based etch compensation tools have been commercially available for a few years now, rules-based etch compensation tables have been the standard practice for several nodes. In our work, we study the limitations of the rules-based etch compensation versus model-based etch compensation. We study a 10nm process and provide the details of why using Model-Based Etch Process Correction can achieve up to 15% improvement in final CD uniformity. We also provide a systematic methodology for identifying the proper etch correction technique for a given etch process and assessing the potential accuracy gain when switching to the model-based etch correction.

Paper Details

Date Published: 18 March 2015
PDF: 7 pages
Proc. SPIE 9427, Design-Process-Technology Co-optimization for Manufacturability IX, 94270X (18 March 2015); doi: 10.1117/12.2085956
Show Author Affiliations
Mohamed Salama, GLOBALFOUNDRIES Inc. (United States)
Ayman Hamouda, GLOBALFOUNDRIES Inc. (United States)

Published in SPIE Proceedings Vol. 9427:
Design-Process-Technology Co-optimization for Manufacturability IX
John L. Sturtevant; Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top