Share Email Print
cover

Proceedings Paper

A compact model to predict pillar-edge-roughness effects on 3D vertical nanowire MOSFETs using the perturbation method
Author(s): Pu Wang; Chuyang Hong; Qi Cheng; Yijian Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In this paper, we present a compact model to predict the pillar-edge-roughness (PER) effects on 3D vertical nanowire MOSFETs using the perturbation method. An analytic solution to 3D Poisson’s equation in the cylindrical coordinate with a perturbed boundary is obtained to describe the PER effects on the vertical channel potential. The induced variations of drain current, threshold voltage (Vth), and sub-threshold slope (SS) are calculated using the developed model. We also investigate the PER phase and frequency dependent behavior of the nanowire MOSFETs, and find that both phase and (angular) frequency of the PER function will significantly affect the device performance. Our model calculation results are compared with TCAD simulations and a good agreement between them is found. It is suggested that our metrology society needs to develop relevant measurement methodology to characterize the nanowire pillar-edge roughness at deep nanoscale.

Paper Details

Date Published: 18 March 2015
PDF: 11 pages
Proc. SPIE 9427, Design-Process-Technology Co-optimization for Manufacturability IX, 94270W (18 March 2015); doi: 10.1117/12.2085919
Show Author Affiliations
Pu Wang, Peking Univ. (China)
Chuyang Hong, Peking Univ. (China)
Qi Cheng, Peking Univ. (China)
Yijian Chen, Peking Univ. (China)


Published in SPIE Proceedings Vol. 9427:
Design-Process-Technology Co-optimization for Manufacturability IX
John L. Sturtevant; Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top