Share Email Print
cover

Proceedings Paper

Scatterometry-based metrology for the 14nm node double patterning lithography
Author(s): D. Carau; R. Bouyssou; J. Ducoté; F. Dettoni; A. Ostrovsky; B. Le Gratiet; C. Dezauzier; M. Besacier; C. Gourgon
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Critical dimension and overlay measurements have become a key challenge in microelectronics process control, and the weight of metrology in the success of a patterning technique is increasing. For the 14 nm node, the limit of scanner resolution can be overcome by double patterning, which requires a maximum overlay variability of 3 nm between the two reticles of the first metal level. In the double patterning case of metal layers, critical dimension of line spaces and overlay are no longer independent. In this paper, the possibility of a common measurement after the second lithography is studied. Scatterometry has been used to fit successfully the critical dimension of the two sublevels. As sensitivity to overlay is too low in device-like target, a strategy has been implemented from diffraction-based overlay measurement. So it becomes possible to provide information on the lithography step quality before the second etch process to enable rework if necessary. Finally a scatterometry target has been designed to fit simultaneously the two critical dimensions and overlay. This target, which is designed to maximize overlay sensitivity, has been placed in the next 14 nm CMOS product and is expected to make this scatterometry method even more attractive.

Paper Details

Date Published: 19 March 2015
PDF: 11 pages
Proc. SPIE 9424, Metrology, Inspection, and Process Control for Microlithography XXIX, 942410 (19 March 2015); doi: 10.1117/12.2085775
Show Author Affiliations
D. Carau, STMicroelectronics (France)
LTM, CNRS CEA (France)
R. Bouyssou, STMicroelectronics (France)
J. Ducoté, STMicroelectronics (France)
F. Dettoni, STMicroelectronics (France)
A. Ostrovsky, STMicroelectronics (France)
B. Le Gratiet, STMicroelectronics (France)
C. Dezauzier, STMicroelectronics (France)
M. Besacier, LTM, CNRS CEA (France)
C. Gourgon, LTM, CNRS CEA (France)


Published in SPIE Proceedings Vol. 9424:
Metrology, Inspection, and Process Control for Microlithography XXIX
Jason P. Cain; Martha I. Sanchez, Editor(s)

© SPIE. Terms of Use
Back to Top