Share Email Print

Proceedings Paper

A 3-D optoelectronic integration methodology utilizing CMOS post-backend process
Author(s): Zan Zhang; Beiju Huang; Zanyun Zhang; Chuantong Cheng; Xurui Mao; Hongda Chen
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The integration of optical devices and electronic integrated circuits (IC) is a main issue for optoelectronic convergence. In this work, a CMOS post-backend process flow is proposed to potentially achieve a 3-D monolithic optoelectronic integrated chip. The proposed integrated chip is composed of an IC die as electronic layer and a waveguide device layer as photonic layer above electronic layer. The photonic layer is fabricated by CMOS post-backend process with a temperature blow 450 ºC, which would do no harm to the performance of the CMOS ICs. We also fabricated Si3N4 mircoring add-drop filters on a bulk Si wafer. The cross-section of the waveguide is 400 nm × 1 μm, and the radius of microring is 30μm. Measured results match well with numerical simulations.

Paper Details

Date Published: 24 October 2014
PDF: 6 pages
Proc. SPIE 9270, Optoelectronic Devices and Integration V, 92701H (24 October 2014); doi: 10.1117/12.2071504
Show Author Affiliations
Zan Zhang, Institute of Semiconductors (China)
Beiju Huang, Institute of Semiconductors (China)
Tsinghua Univ. (China)
Zanyun Zhang, Institute of Semiconductors (China)
Chuantong Cheng, Institute of Semiconductors (China)
Xurui Mao, Institute of Semiconductors (China)
Hongda Chen, Institute of Semiconductors (China)

Published in SPIE Proceedings Vol. 9270:
Optoelectronic Devices and Integration V
Xuping Zhang; Hai Ming; Changyuan Yu, Editor(s)

© SPIE. Terms of Use
Back to Top