Share Email Print

Proceedings Paper

40-Gbps optical backbone network deep packet inspection based on FPGA
Author(s): Yuan Zuo; Zhiping Huang; Shaojing Su
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In the era of information, the big data, which contains huge information, brings about some problems, such as high speed transmission, storage and real-time analysis and process. As the important media for data transmission, the Internet is the significant part for big data processing research. With the large-scale usage of the Internet, the data streaming of network is increasing rapidly. The speed level in the main fiber optic communication of the present has reached 40Gbps, even 100Gbps, therefore data on the optical backbone network shows some features of massive data. Generally, data services are provided via IP packets on the optical backbone network, which is constituted with SDH (Synchronous Digital Hierarchy). Hence this method that IP packets are directly mapped into SDH payload is named POS (Packet over SDH) technology. Aiming at the problems of real time process of high speed massive data, this paper designs a process system platform based on ATCA for 40Gbps POS signal data stream recognition and packet content capture, which employs the FPGA as the CPU. This platform offers pre-processing of clustering algorithms, service traffic identification and data mining for the following big data storage and analysis with high efficiency. Also, the operational procedure is proposed in this paper. Four channels of 10Gbps POS signal decomposed by the analysis module, which chooses FPGA as the kernel, are inputted to the flow classification module and the pattern matching component based on TCAM. Based on the properties of the length of payload and net flows, buffer management is added to the platform to keep the key flow information. According to data stream analysis, DPI (deep packet inspection) and flow balance distribute, the signal is transmitted to the backend machine through the giga Ethernet ports on back board. Practice shows that the proposed platform is superior to the traditional applications based on ASIC and NP.

Paper Details

Date Published: 24 November 2014
PDF: 8 pages
Proc. SPIE 9301, International Symposium on Optoelectronic Technology and Application 2014: Image Processing and Pattern Recognition, 93010T (24 November 2014); doi: 10.1117/12.2070344
Show Author Affiliations
Yuan Zuo, National Univ. of Defense Technology (China)
Zhiping Huang, National Univ. of Defense Technology (China)
Shaojing Su, National Univ. of Defense Technology (China)

Published in SPIE Proceedings Vol. 9301:
International Symposium on Optoelectronic Technology and Application 2014: Image Processing and Pattern Recognition
Gaurav Sharma; Fugen Zhou; Jennifer Liu, Editor(s)

© SPIE. Terms of Use
Back to Top