Share Email Print
cover

Proceedings Paper

Double-patterning optimization in 20nm SRAM design
Author(s): Qi Lin; Toshiyuki Hisamura; Nui Chong; Hans Pan; Yun Wu; Jonathan Chang; Xin Wu
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

As the semiconductor critical dimension (CD) is shrunk to 20nm node and beyond, double and triple patterning technologies become necessary for current 193nm optical lithography. However, the new technologies induce a new variation factor of the two or three mask pattern mismatching in terms of the wafer CD or alignment performance on silicon. This mismatch can degrade matching circuit performance such as SRAM and analog circuit. In this paper, we address the impact on our 20nm CRAM (configuration RAM used in FPGA circuit) performance caused by diffusion layer pattern decomposition (coloring). Furthermore, we propose a methodology to optimize the coloring based on an alignment performance assessment and CD control of two mask patterns printed on silicon wafer. In the same experiment, we observed that the OPC (Optical Proximity Correction) is also critical to the coloring methodology. The silicon results show that after the optimization, the impact of coloring-induced mismatch on CRAM performance can be reduced significantly.

Paper Details

Date Published: 16 September 2014
PDF: 7 pages
Proc. SPIE 9235, Photomask Technology 2014, 923505 (16 September 2014); doi: 10.1117/12.2066262
Show Author Affiliations
Qi Lin, Xilinx, Inc. (United States)
Toshiyuki Hisamura, Xilinx, Inc. (United States)
Nui Chong, Xilinx, Inc. (United States)
Hans Pan, Xilinx, Inc. (United States)
Yun Wu, Xilinx, Inc. (United States)
Jonathan Chang, Xilinx, Inc. (United States)
Xin Wu, Xilinx, Inc. (United States)


Published in SPIE Proceedings Vol. 9235:
Photomask Technology 2014
Paul W. Ackmann; Naoya Hayashi, Editor(s)

© SPIE. Terms of Use
Back to Top