Share Email Print

Proceedings Paper

Design of SPARC V8 superscalar pipeline applied Tomasulo's algorithm
Author(s): Xue Yang; Lixin Yu; Yunkai Feng
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A superscalar pipeline applied Tomasulo’s algorithm is presented in this paper. The design begins with a dual-issue superscalar processor based on LEON2. Tomasulo’s algorithm is adopted to implement out-of-order execution. Instructions are separated into three different parts and executed by three different function units so as to reduce area and promote execution speed. Results wrote back into registers are still in program order, for the aim of ensure the function veracity. Mechanisms of the reservation station, common data bus, and reorder buffer are presented in detail. The structure can sends and executes three instructions at most at a time. Branch prediction can also be realized by reorder buffer. Performance of the scalar pipeline applied Tomasulo’s algorithm is promoted by 41.31% compared to singleissue pipeline..

Paper Details

Date Published: 16 April 2014
PDF: 7 pages
Proc. SPIE 9159, Sixth International Conference on Digital Image Processing (ICDIP 2014), 915910 (16 April 2014); doi: 10.1117/12.2064261
Show Author Affiliations
Xue Yang, Beijing Microelectronic Technology Institute (China)
Lixin Yu, Beijing Microelectronic Technology Institute (China)
Yunkai Feng, Beijing Microelectronic Technology Institute (China)

Published in SPIE Proceedings Vol. 9159:
Sixth International Conference on Digital Image Processing (ICDIP 2014)
Charles M. Falco; Chin-Chen Chang; Xudong Jiang, Editor(s)

© SPIE. Terms of Use
Back to Top