Share Email Print
cover

Proceedings Paper

Packaging challenges for integrated silicon photonic circuits
Author(s): Nicola Pavarelli; Jun Su Lee; Peter A. O'Brien
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Cost-effective packaging of silicon photonic devices presents a significant bottleneck to commercialization of the technology. One way of addressing this packaging challenge is to use techniques that have been developed by the electronics industry and which also benefit from the use of advanced electronics assembly equipment. Even packaging processes such as fiber coupling can benefit from this approach, along with the hybrid integration of devices such as electronic components (e.g. modulator driver integrated circuits). In this paper, we will present developments made by our group towards achieving scalable fiber and electronic packaging processes that rely on electronic assembly techniques such as flip-chip assembly. We will also provide an overview of packaged prototypes being developed within our group for telecom and sensing applications and how these packaging technologies are now being made available to users through the ePIXfab foundry service.

Paper Details

Date Published: 1 May 2014
PDF: 9 pages
Proc. SPIE 9133, Silicon Photonics and Photonic Integrated Circuits IV, 91330F (1 May 2014); doi: 10.1117/12.2058559
Show Author Affiliations
Nicola Pavarelli, Tyndall National Institute, Univ. College Cork (Ireland)
Jun Su Lee, Tyndall National Institute, Univ. College Cork (Ireland)
Peter A. O'Brien, Tyndall National Institute, Univ. College Cork (Ireland)


Published in SPIE Proceedings Vol. 9133:
Silicon Photonics and Photonic Integrated Circuits IV
Laurent Vivien; Seppo Honkanen; Lorenzo Pavesi; Stefano Pelli; Jung Hun Shin, Editor(s)

© SPIE. Terms of Use
Back to Top