Share Email Print
cover

Proceedings Paper

High-speed low-power analog ASICs for a 3D neuroprocessor
Author(s): Tuan A. Duong; Sabrina E. Kemeny; Mua D. Tran; Taher Daud; Anilkumar P. Thakoor
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A particularly challenging neural network application requiring high-speed and intensive image processing capability is target acquisition and discrimination. It requires spatio-temporal recognition of point and resolved targets at high speeds. A reconfigurable neural architecture may discriminate targets from clutter or classify targets once resolved. By mating a 64 X 64 pixel array infrared (IR) image sensor to a 3-D stack (cube) of 64 neural-net ICs along respective edges, every pixel would directly input to a neural network, thereby processing the information with full parallelism. However, the `cube' has to operate at 90 degree(s)K with < 250 nanoseconds signal processing speed and approximately 2 watts of power dissipation. Analog circuitry, where the spatially parallel input to the neural networks is also analog, would make this possible. Digital neural processing would require analog-to-digital converters on each IC, impractical with the power constraint. A versatile reconfigurable circuit is presented that offers a variety of neural architectures: multilayer perceptron, cascade backpropagation, and template matching with winner-take-all (WTA) circuitry. Special designs of analog neuron and synapse implemented in VLSI are presented which bear out high speed response both at room and low temperatures with synapse-neuron signal propagation times of approximately 100 ns.

Paper Details

Date Published: 28 March 1995
PDF: 8 pages
Proc. SPIE 2424, Nonlinear Image Processing VI, (28 March 1995); doi: 10.1117/12.205248
Show Author Affiliations
Tuan A. Duong, Jet Propulsion Lab. (United States)
Sabrina E. Kemeny, Jet Propulsion Lab. (United States)
Mua D. Tran, Jet Propulsion Lab. (United States)
Taher Daud, Jet Propulsion Lab. (United States)
Anilkumar P. Thakoor, Jet Propulsion Lab. (United States)


Published in SPIE Proceedings Vol. 2424:
Nonlinear Image Processing VI
Edward R. Dougherty; Jaakko T. Astola; Harold G. Longbotham; Nasser M. Nasrabadi; Aggelos K. Katsaggelos, Editor(s)

© SPIE. Terms of Use
Back to Top