Share Email Print
cover

Proceedings Paper

Efficient lossy compression implementations of hyperspectral images: tools, hardware platforms, and comparisons
Author(s): Aday García; Lucana Santos; Sebastián López; Gustavo M. Callicó; Jose F. Lopez; Roberto Sarmiento
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Efficient onboard satellite hyperspectral image compression represents a necessity and a challenge for current and future space missions. Therefore, it is mandatory to provide hardware implementations for this type of algorithms in order to achieve the constraints required for onboard compression. In this work, we implement the Lossy Compression for Exomars (LCE) algorithm on an FPGA by means of high-level synthesis (HSL) in order to shorten the design cycle. Specifically, we use CatapultC HLS tool to obtain a VHDL description of the LCE algorithm from C-language specifications. Two different approaches are followed for HLS: on one hand, introducing the whole C-language description in CatapultC and on the other hand, splitting the C-language description in functional modules to be implemented independently with CatapultC, connecting and controlling them by an RTL description code without HLS. In both cases the goal is to obtain an FPGA implementation. We explain the several changes applied to the original Clanguage source code in order to optimize the results obtained by CatapultC for both approaches. Experimental results show low area occupancy of less than 15% for a SRAM-based Virtex-5 FPGA and a maximum frequency above 80 MHz. Additionally, the LCE compressor was implemented into an RTAX2000S antifuse-based FPGA, showing an area occupancy of 75% and a frequency around 53 MHz. All these serve to demonstrate that the LCE algorithm can be efficiently executed on an FPGA onboard a satellite. A comparison between both implementation approaches is also provided. The performance of the algorithm is finally compared with implementations on other technologies, specifically a graphics processing unit (GPU) and a single-threaded CPU.

Paper Details

Date Published: 22 May 2014
PDF: 8 pages
Proc. SPIE 9124, Satellite Data Compression, Communications, and Processing X, 912408 (22 May 2014); doi: 10.1117/12.2051132
Show Author Affiliations
Aday García, Univ. de Las Palmas de Gran Canaria (Spain)
Lucana Santos, Univ. de Las Palmas de Gran Canaria (Spain)
Sebastián López, Univ. de Las Palmas de Gran Canaria (Spain)
Gustavo M. Callicó, Univ. de Las Palmas de Gran Canaria (Spain)
Jose F. Lopez, Univ. de Las Palmas de Gran Canaria (Spain)
Roberto Sarmiento, Univ. de Las Palmas de Gran Canaria (Spain)


Published in SPIE Proceedings Vol. 9124:
Satellite Data Compression, Communications, and Processing X
Bormin Huang; Chein-I Chang; José Fco. López, Editor(s)

© SPIE. Terms of Use
Back to Top