Share Email Print

Proceedings Paper

"Smart" source, mask, and target co-optimization to improve design related lithographically weak spots
Author(s): No-Young Chung; Pil-Soo Kang; Na-Rae Bang; Jong-Du Kim; Suk-Ju Lee; Byung-Il Choi; Bong-Ryoul Choi; Sung-Woon Park; Ki-Ho Baik; Stephen Hsu; Rafael Howell; Xiaofeng Liu; Keith Gronlund
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

As patterns shrink to physical limits, advanced Resolution Enhancement Technologies (RET) encounter increasing challenges to ensure a manufacturable Process Window (PW). Moreover, due to the wide variety of pattern constructs for logic device layers, lithographically weak patterns (spots) become a difficult obstacle despite Source and Mask co- Optimization (SMO) and advanced OPC being applied. In order to overcome these design related lithographically weak spots, designers need lithography based simulator feedback to develop robust design rules and RET/OPC engineers must co-optimize the overall imaging capability and corresponding design lithography target. To meet these needs, a new optimization method called SmartDRO (Design Rule Optimization) has been developed. SmartDRO utilizes SMO’s Continuous Transmission Mask (CTM) methodology and optimization algorithm including design target variables in the cost function. This optimizer finds the recommended lithography based target using the SMO engine. In this paper, we introduce a new optimization flow incorporating this SmartDRO capability to optimize the target layout within the cell to improve the manufacturable process window. With this new methodology, the most advanced L/S patterns such as metal (k1 = 0.28) and the most challenging contact patterns such as via (k1 = 0.33) are enabled and meet process window requirements.

Paper Details

Date Published: 28 March 2014
PDF: 6 pages
Proc. SPIE 9053, Design-Process-Technology Co-optimization for Manufacturability VIII, 90530H (28 March 2014); doi: 10.1117/12.2047077
Show Author Affiliations
No-Young Chung, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Pil-Soo Kang, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Na-Rae Bang, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Jong-Du Kim, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Suk-Ju Lee, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Byung-Il Choi, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Bong-Ryoul Choi, ASML Brion Korea (Korea, Republic of)
Sung-Woon Park, ASML Brion Korea (Korea, Republic of)
Ki-Ho Baik, ASML Brion Korea (Korea, Republic of)
Stephen Hsu, ASML Brion (United States)
Rafael Howell, ASML Brion (United States)
Xiaofeng Liu, ASML Brion (United States)
Keith Gronlund, ASML Brion (United States)

Published in SPIE Proceedings Vol. 9053:
Design-Process-Technology Co-optimization for Manufacturability VIII
John L. Sturtevant; Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top