Share Email Print

Proceedings Paper

Plasma etching and integration challenges using alternative patterning techniques for 11nm node and beyond
Author(s): S. Barnola; P. Pimenta Barros; C. Arvet; C. Vizioz; N. Posseme; A. Gharbi; M. Argoud; R. Tiron; J. Pradelles; L. Desvoivres; S. Barraud
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

For 11nm and below, several alternatives are still potential candidates to meet the patterning requirements. Spacer patterning, Mask Less Lithography (i.e. Electron beam lithography) and Direct Self Assembly are alternatives under development at CEA-LETI. We have demonstrated the integration of these alternative techniques in front end of line and back end of line levels. Common challenges such as minimum achievable CD, CD control through the integration steps, mask budget and LWR were compared for these techniques.

Paper Details

Date Published: 28 March 2014
PDF: 12 pages
Proc. SPIE 9054, Advanced Etch Technology for Nanopatterning III, 90540E (28 March 2014); doi: 10.1117/12.2046251
Show Author Affiliations
S. Barnola, CEA-LETI (France)
P. Pimenta Barros, CEA-LETI (France)
C. Arvet, STMicroelectronics (France)
C. Vizioz, CEA-LETI (France)
N. Posseme, CEA-LETI (France)
A. Gharbi, CEA-LETI (France)
M. Argoud, CEA-LETI (France)
R. Tiron, CEA-LETI (France)
J. Pradelles, CEA-LETI (France)
L. Desvoivres, CEA-LETI (France)
S. Barraud, CEA-LETI (France)

Published in SPIE Proceedings Vol. 9054:
Advanced Etch Technology for Nanopatterning III
Gottlieb S. Oehrlein; Qinghuang Lin; Ying Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top